

1 CLAIMS

2 We claim:

- 3 ~~1.~~ A method for processing software instructions comprising,  
4 (a) decomposing a macroinstruction into a plurality of  
5 microinstructions,  
6 (b) issuing at least two of the plurality of microinstructions in  
7 parallel,  
8 (c) determining whether an exception occurs in any of the at least  
9 two of a plurality of microinstructions, and  
10 (d) if an exception occurs in any of the at least two of a plurality  
11 of microinstructions, canceling the at least two of a plurality of microinstructions.  
12 ~~2.~~ The method of claim 1, further comprising executing the at least two  
13 of the plurality of microinstructions.  
14 ~~3.~~ The method of claim 2, wherein the at least two of a plurality of  
15 microinstructions are executed on separate execution units, but appear as though they  
16 were executed on a single execution unit.  
17 4. The method of claim 1, wherein the at least two of a plurality of  
18 microinstructions are executed on the same clock cycle.  
19 5. The method of claim 1, wherein the at least two of a plurality of  
20 microinstructions are executed over multiple clock cycles.  
21 6. The method of claim 1, wherein the method is implemented in a  
22 system emulating SSE instructions.  
23 7. The method of claim 6, wherein the system allows a single instruction  
24 to operate on multiple single-precision ("SP") floating-point ("FP") values.  
25 ~~8.~~ The method of claim 1, further comprising updating a flag based upon  
26 a result of the execution of the at least two of a plurality of microinstructions.  
27 9. The method of claim 1, further comprising,  
28 (a) if an unmasked exception occurs, canceling the execution of  
29 the microinstructions and invoking a microcode handler,  
30 (b) if an unmasked exception does not occur, updating at least one  
31 exception flag by independently generating a logical OR of exceptions for a plurality  
32 of functional units.

Sub  
B2

10. A method for processing software instructions comprising,  
(a) providing two microinstructions to emulate a high-half and a low-half SSE operation,  
(b) forcing the high-half and low-half operations to issue in parallel,  
(c) dispatching the high-half and low-half operations simultaneously to a first FP unit and to a second FP unit, respectively,  
(d) generating a signal from an emulator's hardware,  
(e) sending the signal to the first and second FP functional units,  
(f) determining whether an exception is taken in either the first or the second FP unit,  
(g) if an exception is taken in either the first or second FP unit, flushing a result in the other FP unit, and  
(h) updating MXCSR flags based upon the results of the first and second FP units.

11. The method of claim 10, wherein the flushing of a result in the other FP unit does not depend upon the relative ages of the two microinstructions.

12. A computer system comprising,  
a processor comprising,

- (a) a floating point unit;  
(b) a ROM;  
(c) a plurality of floating point registers;

wherein the processor is configured to emulate an instruction set by:

- (a) decomposing a macroinstruction into a plurality of microinstructions;  
(b) issuing at least two of the plurality of microinstructions in parallel,  
(c) determining whether an exception occurs in any of the at least two of a plurality of microinstructions, and  
(d) if an exception occurs in any of the at least two of a plurality of microinstructions, canceling the at least two of a plurality of microinstructions.

13. The method of claim 12, further comprising executing at least two of the plurality of microinstructions.

Sub A5

2  
3  
4  
5  
6  
7  
8  
9  
10  
11  
12  
13  
14  
15  
16  
17

14. The method of claim 13, wherein the least two of a plurality of microinstructions are executed on separate execution units, but appear as though they were executed on a single execution unit.

15. The computer system of claim 14, wherein the processor is further configured to emulate an instruction set by updating a flag based upon a result of the execution of the at least two of the plurality of microinstructions.

16. The computer system of claim 15, wherein the processor is further configured to emulated an instruction set by

(a) determining whether an exception occurs in the execution of any of the at least two of a plurality of microinstructions,

(b) if an exception occurs, causing the exception to cancel all of the at least two of a plurality of microinstructions.

17. The computer system of claim 12, wherein the instruction set is a SSE instruction set.

18. The computer system of claim 17, further comprising an FP register having 82 bits, wherein the computer system uses two FP registers to emulate four 32-bit single-precision, floating point values in an SSE register.

Add AB

Add  
BH

Add  
ES

002020-11050100